Product and service reviews are conducted independently by our editorial team, but we sometimes make money when you click on links. Learn more.

LDPC Read Channel for Enterprise Storage Doubles Performance

By - Source: eASIC

 LDPC Read Channel for Enterprise Storage Doubles Performance LDPC Read Channel for Enterprise Storage Doubles Performance

eASIC Corporation and Proton Digital Systems announced recently the immediate availability of an LDPC (Low Density Parity Check) NAND Flash read channel for enterprise storage applications.

Thanks to this new read channel, enterprise storage vendors can now double the throughput performance at nearly half the power consumption seen with state-of–the art FPGAs.

eASIC is a fabless semiconductor company offering NEW ASIC devices aimed at dramatically reducing the overall cost and time-to-production of customized semiconductor devices. Proton Digital Systems provides Flash Memory Reliability IP Solutions for the NAND Flash Market.

According to the two firms, the LDPC read channel enables enterprise Flash storage system companies to leverage low cost MLC Flash devices and increase the longevity of the Flash to 45,000 program/erase cycles, extending the lifetime of an enterprise storage system to 10 years. Typically traditional BCH algorithms provide only 5,000 program/erase cycles.

The list of deliverables now provided in the LDPC read channel include a set of Flash-optimized LDPC codes, synthesizable Verilog code with synthesis and simulation scripts, integration test bench and tests, and firmware routines. There's also a complete reference design system for Flash reliability testing with LDPC Read Channel.

"We were keen to work with eASIC as we are increasingly seeing eASIC devices being selected as platforms for enterprise grade customized Flash controllers," said Dr. Andrei Vityaev, CEO at Proton Digital Systems. "In enterprise storage systems, production volumes are often not high enough and the market changes are too dynamic to justify cell-based ASICs but performance and low power requirements are beyond the capability of FPGAs. This makes an eASIC Flash controller solution ideal for this space."

For more information about the LDPC read channel, head here to register.

Kevin ParrishKevin ParrishKevin Parrish is a contributing editor and writer for Tom's Hardware,Tom's Games and Tom's Guide. He's also a graphic artist, CAD operator and network administrator.

See here for all of Kevin's Tom's IT Pro articles.